An apparatus includes a device programmer and a store device. The device programmer programs a semiconductor fuse array with compressed configuration data for a plurality of cores disposed on a die. The store device includes a plurality of sub-stores that each correspond to each of the plurality of cores, where one of the plurality of cores is configured to access the semiconductor fuse array upon power-up/reset to read and decompress the compressed configuration data, and to store a plurality of decompressed configuration data sets for one or more cache memories within the each of the plurality of cores in the plurality of sub-stores, and where, following a power gating event, one of the each of the plurality of cores subsequently accesses a corresponding one of the each of the plurality of sub- store device to retrieve and employ the decompressed configuration data sets to initialize the one or more caches.