A technique for sharing register resources within a microprocessor. Embodiments of the invention pertain to a register sharing technique within a microprocessor for rnultiple-threads of instructions that facilitates an optimal number of physical registers to be mapped to a desired numiber of logical registers without incurring significant hardware overhead.