A semiconductor memory device including at least two groups, each of said groups including a plurality of memory cell array blocks (CLAO, CLA1, ...). The number of the memory cell array blocks which are activated in one group is made different from the number of memory cell array blocks which is activated in another group by providing a sequential circuit (S1), thus reducing the maximum power consumption.