发明公开
EP0840448A3 A setup/hold time delay network 失效
准备和维护时间延时电路

A setup/hold time delay network
摘要:
A system and method for providing a programmable delay to an input signal in a device requiring setup and hold times for input signal, such as a DRAM device. In one embodiment, the programmable delay network 5 comprises a plurality of delay devices and at least one fuse connected between the input of the delay network 5 and the output of the delay network 5. Each fuse can connect in series with at least one delay device in such a manner that opening a fuse, or a combination of fuses, changes the amount of delay time the input signal experiences through the delay network.
公开/授权文献
信息查询
0/0