发明公开
EP1110356A1 FEHER KEYING (FK) MODULATION AND TRANSCEIVERS INCLUDING CLOCK SHAPING PROCESSORS
审中-公开
FEHER JUMP和调制发送器/接收时钟成型的处理器包括
- 专利标题: FEHER KEYING (FK) MODULATION AND TRANSCEIVERS INCLUDING CLOCK SHAPING PROCESSORS
- 专利标题(中): FEHER JUMP和调制发送器/接收时钟成型的处理器包括
-
申请号: EP99945351.7申请日: 1999-08-30
-
公开(公告)号: EP1110356A1公开(公告)日: 2001-06-27
- 发明人: Feher, Kamilo
- 申请人: Feher, Kamilo
- 申请人地址: 44685 Country Club Drive El Macero, CA 95618 US
- 专利权人: Feher, Kamilo
- 当前专利权人: Feher, Kamilo
- 当前专利权人地址: 44685 Country Club Drive El Macero, CA 95618 US
- 代理机构: Cross, Rupert Edward Blount
- 优先权: US98612P 19980831
- 国际公布: WO0013382 20000309
- 主分类号: H04L25/00
- IPC分类号: H04L25/00 ; H04L27/04 ; H03K7/08 ; H03K9/08
摘要:
Ultra high spectral efficient Feher Keying (FK) Modulation and Demodulation (Modem), Baseband Processing (BBP), Intermediate Frequency (IF) and Radio Frequency (RF) signal generation and processing methods and implementations, including Clock Modulated (CM) and Shaped Clocked (SC) Transmitters-Receivers (Transceivers) are disclosed. In the FK modulator, specified clock converted and clock shaped signal parameters are generated. These are based on the input data signal patterns (1.1) and are generated by means of control signals (1.11), which are designed in the data input signal interface data signal and/or clock signal encoder units (1.8). The selectable clock signal parameters include symmetrical and non-symmetrical clock signals, shaped band-limited continuous clock signal patterns, shaped encoded clock signals, variable rise and fall time clock signals, clock signals having adjustable on and off duration, multilevel and shaped clock signals and asynchronous clock signal information transmission means, where asynchronous clocking (1.3, 1.4) is referenced to the incoming data source signals (1.1).
信息查询