发明公开
- 专利标题: Memory cell array comprising nanogap memory elements
- 专利标题(中): 包含纳米间隙存储器元件的存储器单元阵列
-
申请号: EP09179361.2申请日: 2009-12-16
-
公开(公告)号: EP2202797A2公开(公告)日: 2010-06-30
- 发明人: Takahashi, Tsuyoshi , Hayashi, Yutaka , Masuda, Yuichiro , Furuta, Shigeo , Ono, Masatoshi
- 申请人: Funai Electric Advanced Applied Technology Research Institute Inc. , Funai Electric Co., Ltd.
- 申请人地址: 7-1, Nakagaito 7-chome Daito-shi Osaka 574-0013 JP
- 专利权人: Funai Electric Advanced Applied Technology Research Institute Inc.,Funai Electric Co., Ltd.
- 当前专利权人: Funai Electric Advanced Applied Technology Research Institute Inc.,Funai Electric Co., Ltd.
- 当前专利权人地址: 7-1, Nakagaito 7-chome Daito-shi Osaka 574-0013 JP
- 代理机构: Grünecker, Kinkeldey, Stockmair & Schwanhäusser Anwaltssozietät
- 优先权: JP2008334144 20081226
- 主分类号: H01L27/24
- IPC分类号: H01L27/24 ; G11C13/00
摘要:
Disclosed is a memory cell array (10) including word lines (WL), first bit lines (BL1) and second bit lines (BL2) respectively connected to memory cells (100), wherein each memory cell (100) includes a MOS transistor (110) and a nanogap element (120) having first and second conductive layers and a gap in which a resistance value changes by applying a predetermined voltage, and data is written by specifying the first bit line to connect it to a ground, specifying the word line and supplying a write voltage to the second bit lines, and read by specifying the first bit line to connect it to a sense amplifier (51), specifying the word line and supplying a read voltage lower than the write voltage to the second bit lines, and the word line is specified when the word line voltage becomes a gate threshold value voltage or more and a sum of a drive voltage and the gate threshold value voltage or less.
公开/授权文献
- EP2202797B1 Memory cell array comprising nanogap memory elements 公开/授权日:2015-05-27
信息查询
IPC分类: