- 专利标题: SYSTEMS AND METHODS FOR CACHE OPTIMIZATION
-
申请号: EP22157673.9申请日: 2020-03-14
-
公开(公告)号: EP4024223A1公开(公告)日: 2022-07-06
- 发明人: Koker, Altug , Ray, Joydeep , Ould-Ahmed-Vall, ElMoustapha , Appu, Abhishek , Anantaraman, Aravindh , Andrei, Valentin , Bilagi, Durgaprasad , George, Varghese , Insko, Brent , Jahagirdar, Sanjeev , Janus, Scott , K, Pattabhiraman , Kim, SungYe , Maiyuran, Subramaniam , Ranganathan, Vasanth , Striramassarma, Lakshminarayanan , Tian, Xinmin
- 申请人: Intel Corporation
- 申请人地址: US Santa Clara, CA 95054 2200 Mission College Boulevard
- 代理机构: Samson & Partner Patentanwälte mbB
- 优先权: US201962935729 P 20191115
- 主分类号: G06F12/123
- IPC分类号: G06F12/123 ; G06F12/126
摘要:
Systems and methods for improving cache efficiency and utilization are disclosed. In one embodiment, a graphics multiprocessor comprises a plurality of processing resources including a first set of processing cores and a second set of processing cores, wherein the first set of processing cores includes circuitry to execute instructions to perform matrix operations and the second set of processing cores includes circuitry to execute instructions to perform integer and floating-point operations; and a cache memory configured to be partitioned into multiple cache regions, wherein the multiple cache regions include a first cache region having a cache eviction policy with a configurable level of data persistence.
信息查询
IPC分类: