Invention Publication

SEMICONDUCTOR PACKAGE
Abstract:
Provided is a semiconductor package further reduced in size.
A semiconductor package, including a mounting substrate; a semiconductor chip having a smaller area than the mounting substrate and mounted on a main surface of the mounting substrate; a sealing glass facing the semiconductor chip and the mounting substrate, connected to the mounting substrate by a substrate connection part, and connected to the semiconductor chip by a chip connection part; and a connection wiring layer provided on a first surface of the sealing glass that faces the mounting substrate and the semiconductor chip, and electrically connected to the mounting substrate and the semiconductor chip via the substrate connection part and the chip connection part, wherein the mounting substrate, the semiconductor chip, and the sealing glass have approximately the same thermal expansion coefficient.
Information query
Patent Agency Ranking
0/0