Method for fabricating self-aligned contact in a semiconductor device
Abstract:
A semiconductor device includes a gate structure disposed over a substrate, and sidewall spacers disposed on both side walls of the gate structure. The sidewall spacers includes at least four spacer layers including first to fourth spacer layers stacked in this order from the gate structure.
Information query
Patent Agency Ranking
0/0