A controller enables execution of control programs in parallel using a multi-core processor in shorter cycles without causing communication collisions. The controller executes control programs in multiple cycles. In accordance with the priorities assigned to a control program 1 and a control program 2, the controller controls the timing to execute communication associated with the control program 2 without colliding with communication with external devices associated with the control program 1.