Master-slave level shifter array architecture with pre-defined power-up states
Abstract:
A master-slave level shifter array includes an asymmetric master level shifter having a predefined output state that produces an enable signal to drive an array of symmetric slave level shifters during a power collapse. As a result, the slave level shifter array has a reliable output state during a power collapse, while also providing wafer area savings due to their small symmetric characteristics.
Information query
Patent Agency Ranking
0/0