- Patent Title: Formation of self-aligned bottom spacer for vertical transistors
-
Application No.: US15848861Application Date: 2017-12-20
-
Publication No.: US10276687B1Publication Date: 2019-04-30
- Inventor: Ruqiang Bao , Hemanth Jagannathan , Choonghyun Lee , Shogo Mochizuki
- Applicant: International Business Machines Corporation
- Applicant Address: US NY Armonk
- Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Current Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Current Assignee Address: US NY Armonk
- Agency: Cantor Calburn LLP
- Agent Vazken Alexanian
- Main IPC: H01L29/66
- IPC: H01L29/66 ; H01L27/092 ; H01L29/06 ; H01L29/423 ; H01L29/786 ; H01L21/02 ; H01L21/8238

Abstract:
A method of fabricating a semiconductor device includes forming a fin on a substrate. Source/drain regions are arranged on the substrate on opposing sides of the fin. The method includes depositing a semiconductor layer on the source/drain regions. The method includes depositing a germanium containing layer on the fin and the semiconductor layer. The method further includes applying an anneal operation configured to chemically react the semiconductor layer with the germanium containing layer and form a silicon oxide layer.
Public/Granted literature
- US3214626A Cathode assembly for electron tube Public/Granted day:1965-10-26
Information query
IPC分类: