Receiver and signal processing method
Abstract:
Embodiments of the present disclosure disclose a receiver, including a high-speed sampling module (110), an analog Fast Fourier Transform (AFFT) module (120), a selection switch module (130), a low-speed analog to digital converter (ADC) module (140), and a control module (150). The high-speed sampling module (110) is configured to sample a received signal and output a sampled signal; the AFFT module (120) is configured to perform time-to-frequency conversion on the sampled signal and output an analog frequency domain signal; the selection switch module (130) is configured to transmit the analog frequency domain signal to the low-speed ADC module (140); and the control module (150) is configured to perform configuration on a sampling rate of the high-speed sampling module (110), a quantity of points of Fast Fourier Transform that are used b the AFFT module (120) for performing time-to-frequency conversion, and a target input port of the selection switch module (130).
Public/Granted literature
Information query
Patent Agency Ranking
0/0