Invention Grant
- Patent Title: Ordering updates for nonvolatile memory accesses
-
Application No.: US15545901Application Date: 2015-01-30
-
Publication No.: US10372602B2Publication Date: 2019-08-06
- Inventor: Sanketh Nalli , Haris Volos , Kimberly Keeton
- Applicant: Hewlett Packard Enterprise Development LP
- Applicant Address: US TX Houston
- Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
- Current Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
- Current Assignee Address: US TX Houston
- Agency: Hewlett Packard Enterprise Patent Department
- International Application: PCT/US2015/013958 WO 20150130
- International Announcement: WO2016/122657 WO 20160804
- Main IPC: G06F12/02
- IPC: G06F12/02 ; G06F12/0804 ; G06F12/0868

Abstract:
Examples relate to ordering updates for nonvolatile memory accesses. In some examples, a first update that is propagated from a write-through processor cache of a processor is received by a write ordering buffer, where the first update is associated with a first epoch. The first update is stored in a first buffer entry of the write ordering buffer. At this stage, a second update that is propagated from the write-through processor cache is received, where the second update is associated with a second epoch. A second buffer entry of the write ordering buffer is allocated to store the second update. The first buffer entry and the second buffer entry can then be evicted to non-volatile memory in epoch order.
Public/Granted literature
- US20180018258A1 ORDERING UPDATES FOR NONVOLATILE MEMORY ACCESSES Public/Granted day:2018-01-18
Information query