Invention Grant
- Patent Title: III-V semiconductor layers, III-V semiconductor devices and methods of manufacturing thereof
-
Application No.: US15834757Application Date: 2017-12-07
-
Publication No.: US10475897B2Publication Date: 2019-11-12
- Inventor: Mark Van Dal , Matthias Passlack , Martin Christopher Holland
- Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Applicant Address: TW Hsinchu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Current Assignee Address: TW Hsinchu
- Agency: McDermott Will & Emery LLP
- Main IPC: H01L29/423
- IPC: H01L29/423 ; H01L29/20 ; H01L29/06 ; H01L21/762 ; H01L29/66 ; H01L29/786 ; H01L21/02 ; H01L21/764 ; H01L29/78

Abstract:
In a method of forming a Group III-V semiconductor layer on a Si substrate, a first source gas containing a Group V element is supplied to a surface of the Si substrate while heating the substrate at a first temperature, thereby terminating the Si surface with the Group V element. Then, a second source gas containing a Group III element is supplied to the surface while heating the substrate at a second temperature, thereby forming a nucleation layer directly on the surface of the Si substrate. After the nucleation layer is formed, the supply of the second source gas is stopped and the substrate is annealed at a third temperature while the first source gas being supplied, thereby foaming a seed layer. After the annealing, the second source gas is supplied while heating the substrate at a fourth temperature, thereby forming a body III-V layer semiconductor on the seed layer.
Public/Granted literature
- US20180108747A1 III-V SEMICONDUCTOR LAYERS, III-V SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF Public/Granted day:2018-04-19
Information query
IPC分类: