- Patent Title: Differential SG/EG spacer integration with equivalent NFET/PFET spacer widths and dial raised source drain expitaxial silicon and triple-nitride spacer integration enabling high-voltage EG device on FDSOI
-
Application No.: US15711674Application Date: 2017-09-21
-
Publication No.: US10522655B2Publication Date: 2019-12-31
- Inventor: George Robert Mulfinger , Ryan Sporer , Rick J. Carter , Peter Baars , Hans-Jürgen Thees , Jan Höntschel
- Applicant: GLOBALFOUNDRIES Inc.
- Applicant Address: KY Grand Cayman
- Assignee: GLOBALFOUNDRIES INC.
- Current Assignee: GLOBALFOUNDRIES INC.
- Current Assignee Address: KY Grand Cayman
- Agency: Ditthavong & Steiner, P.C.
- Main IPC: H01L29/66
- IPC: H01L29/66 ; H01L21/8238 ; H01L21/84 ; H01L27/092 ; H01L27/12 ; H01L29/78 ; H01L29/08
Abstract:
A method of forming matched PFET/NFET spacers with differential widths for SG and EG structures and a method of forming differential width nitride spacers for SG NFET and SG PFET structures and PFET/NFET EG structures and respective resulting devices are provided. Embodiments include providing PFET SG and EG structures and NFET SG and EG structures; forming a first nitride layer over the substrate; forming an oxide liner; forming a second nitride layer on sidewalls of the PFET and NFET EG structures; removing horizontal portions of the first nitride layer and the oxide liner over the PFET SG and EG structures; forming RSD structures on opposite sides of each of the PFET SG and EG structures; removing horizontal portions of the first nitride layer and the oxide liner over the NFET SG and EG structures; and forming RSD structures on opposite sides of each of the NFET SG and EG structures.
Public/Granted literature
Information query
IPC分类:
