- 专利标题: System and method to reduce pre-back-grinding process defects
-
申请号: US14045440申请日: 2013-10-03
-
公开(公告)号: US10534353B2公开(公告)日: 2020-01-14
- 发明人: Chen-Fa Lu , Cheng-Ting Chen , James Hu , Chung-Shi Liu
- 申请人: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- 申请人地址: TW Hsinchu
- 专利权人: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- 当前专利权人: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- 当前专利权人地址: TW Hsinchu
- 代理机构: Hauptman Ham, LLP
- 主分类号: G05B19/418
- IPC分类号: G05B19/418
摘要:
A system for reducing processing defects during processing of a semiconductor wafer prior to back-grinding the wafer includes a table having one or more holes formed therein, wherein the table comprises at least one of a chuck table or a support table, wherein the holes are perpendicular to the surface upon which a pre-back-grinding (PBG) process occurs. The system further includes one or more sensors disposed in said holes for monitoring a parameter during the PBG process. The system further includes a computer-implemented process control tool coupled with the one or more sensors and configured to determine whether the PBG process will continue.
公开/授权文献
信息查询
IPC分类: