Vertical solid state devices
Abstract:
A vertical current mode solid state device comprising a connection pad and side walls comprising a metal-insulator-semiconductor (MIS) structure, wherein leakage current effect of the vertical device is limited through the side walls by biasing the MIS structure.
Public/Granted literature
Information query
Patent Agency Ranking
0/0