Memory system architectures using a separate system control path or channel for processing error information
Abstract:
An embodiment includes a memory module, comprising: a module error interface; and a plurality of memory devices, each memory device coupled to the module error interface, including a data interface and an device error interface, and configured to communicate error information through the device error interface and the module error interface.
Public/Granted literature
Information query
Patent Agency Ranking
0/0