Invention Grant
- Patent Title: Configuring different via sizes for bridging risk reduction and performance improvement
-
Application No.: US16269747Application Date: 2019-02-07
-
Publication No.: US10854518B2Publication Date: 2020-12-01
- Inventor: Jhon Jhy Liaw
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsinchu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Current Assignee Address: TW Hsinchu
- Agency: Haynes and Boone, LLP
- Main IPC: H01L21/8234
- IPC: H01L21/8234 ; H01L21/768

Abstract:
A first gate structure, a second gate structure, and a third gate structure each extend in a first direction. A first gate via is disposed on the first gate structure. The first gate via has a first size. A second gate via is disposed on the second gate structure. The second gate via has a second size that is greater than the first size. A third gate via is disposed on the third gate structure. The third gate via has a third size that is less than the second size but greater than the first size. A first source contact is disposed adjacent to a first side of the first gate via. A first drain contact is disposed adjacent to a second side of the first gate via opposite the first side. A second drain contact is disposed adjacent to a first side of the third gate via.
Public/Granted literature
- US20200135569A1 Configuring Different Via Sizes for Bridging Risk Reduction and Performance Improvement Public/Granted day:2020-04-30
Information query
IPC分类: