Invention Grant
- Patent Title: Systems and methods for suppressing undesirable voltage supply artifacts
-
Application No.: US15942968Application Date: 2018-04-02
-
Publication No.: US10978897B2Publication Date: 2021-04-13
- Inventor: Sam Tran
- Applicant: Allegro MicroSystems, LLC
- Applicant Address: US NH Manchester
- Assignee: Allegro MicroSystems, LLC
- Current Assignee: Allegro MicroSystems, LLC
- Current Assignee Address: US NH Manchester
- Agency: Daly, Crowley, Mofford & Durkee, LLP
- Main IPC: H02J7/00
- IPC: H02J7/00

Abstract:
Systems and methods described herein provide a sensor integrated circuit (IC) having a high voltage bi-directional current source and disconnect switch that are configured to suppress undesirable voltage artifacts. The sensor IC can include a power pin for coupling to an external power supply, a reference pin, and a functional circuit. The bi-directional current source can be disposed in a current path between the power pin and an energy storage device and be configured to control a current flow to the energy storage device and a current flow from the energy storage device.
Public/Granted literature
- US20190305565A1 SYSTEMS AND METHODS FOR SUPPRESSING UNDESIRABLE VOLTAGE SUPPLY ARTIFACTS Public/Granted day:2019-10-03
Information query