- 专利标题: Semiconductor device structure having a plurality of threshold voltages and method of forming the same
-
申请号: US16656744申请日: 2019-10-18
-
公开(公告)号: US11018257B2公开(公告)日: 2021-05-25
- 发明人: Yu-San Chien , Hsin-Che Chiang , Chun-Sheng Liang , Kuo-Hua Pan
- 申请人: Taiwan Semiconductor Manufacturing Co., Ltd.
- 申请人地址: TW Hsinchu
- 专利权人: Taiwan Semiconductor Manufacturing Co., Ltd.
- 当前专利权人: Taiwan Semiconductor Manufacturing Co., Ltd.
- 当前专利权人地址: TW Hsinchu
- 代理机构: Haynes and Boone, LLP
- 主分类号: H01L21/225
- IPC分类号: H01L21/225 ; H01L29/78 ; H01L29/66 ; H01L27/092 ; H01L21/8238 ; H01L21/768 ; H01L21/02
摘要:
An embodiment method includes forming a semiconductor liner layer on a first fin structure and on a second fin structure and forming a first capping layer on the semiconductor liner layer disposed on the first fin structure. The method further includes forming a second capping layer on the semiconductor liner layer disposed on the first fin structure, where a composition of the first capping layer is different from a composition of the second capping layer. The method additionally includes performing a thermal process on the first capping layer, the second capping layer, and the semiconductor liner layer to form a first channel region in the first fin structure and a second channel region in the second fin structure. A concentration profile of a material of the first channel region is different from a concentration profile of a material of the second channel region.
公开/授权文献
信息查询
IPC分类: