Execution of additional instructions prior to a first instruction in an interruptible or non-interruptible manner as specified in an instruction field
Abstract:
A processor includes a plurality of execution units. At least one of the execution units is configured to determine, based on a field of a first instruction, a number of additional instructions to execute in conjunction with the first instruction and prior to execution of the first instruction.
Public/Granted literature
Information query
Patent Agency Ranking
0/0