Decoding for pseudo-triple-port SRAM
Abstract:
A word line decoder for pseudo-triple-port memory is provided that includes a first logic gate for decoding a word line address to a first word line in a word line pair and a first word line clock signal. The decoder further includes a second logic gate for decoding a word line address to a second word line in the word line pair and a second word line clock signal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0