Invention Grant
- Patent Title: Logic circuit capable of preventing latch-up
-
Application No.: US17206862Application Date: 2021-03-19
-
Publication No.: US11688739B2Publication Date: 2023-06-27
- Inventor: Yung-Ju Wen , Han-Chi Liu , Hsin-You Ko
- Applicant: PixArt Imaging Inc.
- Applicant Address: TW Hsin-Chu County
- Assignee: PIXART IMAGING INC.
- Current Assignee: PIXART IMAGING INC.
- Current Assignee Address: TW Hsin-Chu County
- Agency: Hauptman Ham, LLP
- Main IPC: H01L27/092
- IPC: H01L27/092

Abstract:
There is provided a logic circuit capable of preventing latch-up. The conducting of a parasitic SCR is prevented by doping an additional N+ active region in the N well region of a PMOS transistor and doping an additional P+ active region in the P well region of an NMOS transistor so as to prevent the occurrence of latch-up.
Public/Granted literature
- US20220302112A1 LOGIC CIRCUIT CAPABLE OF PREVENTING LATCH-UP Public/Granted day:2022-09-22
Information query
IPC分类: