Signal processing method and devices, and display apparatus
Abstract:
A method includes: obtaining a first frame synchronization signal, period between a trailing edge of a first pulse and a leading edge of a next first pulse being first time period corresponding to a first integer number of pulses of a first pixel clock signal; generating a synchronization calibration signal, a triggering edge of the second pulse being delayed compared to a trailing edge of a first pulse; generating a second frame synchronization signal, period between a triggering edge of the second pulse and a leading edge of a third pulse being second time period. When ratio of frequency of the second pixel clock signal to frequency of the first pixel clock signal is within threshold range, the second time period corresponds to a second integer number of pulses of the second pixel clock signal. The second integer is integer value of product of the first integer and ratio.
Public/Granted literature
Information query
Patent Agency Ranking
0/0