- 专利标题: III-nitride transistor with a modified drain access region
-
申请号: US17109593申请日: 2020-12-02
-
公开(公告)号: US11876130B2公开(公告)日: 2024-01-16
- 发明人: Bin Lu , Dongfei Pei , Xiabing Lou
- 申请人: Cambridge Electronics, Inc.
- 申请人地址: US MA Cambridge
- 专利权人: Finwave Semiconductor, Inc.
- 当前专利权人: Finwave Semiconductor, Inc.
- 当前专利权人地址: US MA Belmont
- 代理机构: NIELDS, LEMACK & FRAME, LLC.
- 主分类号: H01L29/78
- IPC分类号: H01L29/78 ; H01L29/66 ; H01L29/20
摘要:
This disclosure describes the structure and technology to modify the free electron density between the gate and drain electrodes of III-nitride semiconductor transistors. Electron density reduction regions (EDR regions) are disposed between the gate and the drain of the transistor structure. In certain embodiments, the EDR regions are created using trenches. In other embodiments, the EDR regions are created by implanting the regions with a species that reduces the free electrons in the channel layer. In another embodiment, the EDR regions are created by forming a cap layer over the barrier layer, wherein the cap layer reduces the free electrons in the channel beneath the cap layer. In another embodiment, a cap layer may be formed in the EDR regions, and doped regions may be created outside of the EDR regions, wherein the impurities act as electron donors.
公开/授权文献
信息查询
IPC分类: