Invention Grant
- Patent Title: Method, system and device for integration of volatile and non-volatile memory bitcells
-
Application No.: US17221670Application Date: 2021-04-02
-
Publication No.: US11881263B2Publication Date: 2024-01-23
- Inventor: Akhilesh Ramlaut Jaiswal , Mudit Bhargava
- Applicant: Arm Limited
- Applicant Address: GB Cambridge
- Assignee: Arm Limited
- Current Assignee: Arm Limited
- Current Assignee Address: GB Cambridge
- Agency: Berkeley Law & Technology Group, LLP
- Main IPC: G11C14/00
- IPC: G11C14/00 ; G11C11/16 ; G11C11/418 ; G11C11/419 ; H01F10/32 ; G11C13/00 ; H10N50/80 ; H10N50/85
Abstract:
Disclosed are methods, systems and devices for operation of memory device. In one aspect, volatile memory bitcells and non-volatile memory bitcells may be integrated to facilitate transfer of stored values between the volatile and non-volatile memory bitcells.
Public/Granted literature
- US20210295915A1 METHOD, SYSTEM AND DEVICE FOR INTEGRATION OF VOLATILE AND NON-VOLATILE MEMORY BITCELLS Public/Granted day:2021-09-23
Information query
