Invention Grant
- Patent Title: Semiconductor device and method
-
Application No.: US18446905Application Date: 2023-08-09
-
Publication No.: US12119392B2Publication Date: 2024-10-15
- Inventor: Shahaji B. More , Shih-Chieh Chang
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsinchu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Current Assignee Address: TW Hsinchu
- Agency: Slater Matsil, LLP
- The original application number of the division: US16715712 2019.12.16
- Main IPC: H01L29/66
- IPC: H01L29/66 ; H01L21/02 ; H01L21/04 ; H01L21/8234 ; H01L29/06 ; H01L29/417 ; H01L29/78

Abstract:
Methods are disclosed for forming a multi-layer structure including highly controlled diffusion interfaces between alternating layers of different semiconductor materials. According to embodiments, during a deposition of semiconductor layers, the process is controlled to remain at low temperatures such that an inter-diffusion rate between the materials of the deposited layers is managed to provide diffusion interfaces with abrupt Si/SiGe interfaces. The highly controlled interfaces and first and second layers provide a multi-layer structure with improved etching selectivity. In an embodiment, a gate all-around (GAA) transistor is formed with horizontal nanowires (NWs) from the multi-layer structure with improved etching selectivity. In embodiments, horizontal NWs of a GAA transistor may be formed with substantially the same size diameters and silicon germanium (SiGe) NWs may be formed with “all-in-one” silicon (Si) caps.
Public/Granted literature
- US20230387267A1 SEMICONDUCTOR DEVICE AND METHOD Public/Granted day:2023-11-30
Information query
IPC分类: