Invention Grant
- Patent Title: Mains monitoring
-
Application No.: US18053974Application Date: 2022-11-09
-
Publication No.: US12158483B2Publication Date: 2024-12-03
- Inventor: Christophe Lorin
- Applicant: STMicroelectronics (Grenoble 2) SAS
- Applicant Address: FR Grenoble
- Assignee: STMicroelectronics (Grenoble 2) SAS
- Current Assignee: STMicroelectronics (Grenoble 2) SAS
- Current Assignee Address: FR Grenoble
- Agency: Slater Matsil, LLP
- Priority: FR2112953 20211203
- Main IPC: G01R15/14
- IPC: G01R15/14 ; G01R1/20 ; G01R27/14

Abstract:
In accordance with an embodiment, an integrated circuit chip includes a first input configured to receive a rectified potential and a second input configured to receive a reference potential; a first circuit configured to maintain the rectified potential at a constant value on the first input; a second circuit having a power supply input coupled to the first node; a first resistor series-connected to the first circuit between the second input and the first node, or connected between the first input and the first node; a third circuit connected across the first resistor and configured to deliver a signal which is an image of a current in the first resistor; and a fourth circuit configured to determine a mains frequency and/or a mains voltage based at least on the signal which is the image of the current in the first resistor.
Public/Granted literature
- US20230176093A1 MAINS MONITORING Public/Granted day:2023-06-08
Information query