When fetching an instruction from a plurality of memory banks, a first pipeline stage corresponding to selection of a memory bank and a second pipeline stage corresponding to instruction readout are generated to carry out a pipeline process. Only the selected memory bank can be precharged to allow reduction of power consumption. Since the first and second pipeline stages are effected in parallel, the throughput of the instruction memory can be improved.