- 专利标题: Wide databus architecture
-
申请号: US10278195申请日: 2002-10-22
-
公开(公告)号: US20030133347A1公开(公告)日: 2003-07-17
- 发明人: Richard C. Foss
- 申请人: MOSAID Technologies Inc.
- 申请人地址: CA Kanata
- 专利权人: MOSAID Technologies Inc.
- 当前专利权人: MOSAID Technologies Inc.
- 当前专利权人地址: CA Kanata
- 主分类号: G11C007/02
- IPC分类号: G11C007/02
摘要:
A dynamic random access memory (DRAM) having pairs of bitlines, each pair being connected to a first bit line sense amplifier, wordlines crossing the bitlines pairs forming an array, charge storage cells connected to the bitlines, each having an enable input connected to a wordline, the bit line sense amplifiers being connected in a two dimensional array, pairs of primary databuses being connected through first access transistors to plural corresponding bit line sense amplifiers in each row of the array, apparatus for enabling columns of the first access transistors, databus sense amplifiers each connected to a corresponding data bus pair, a secondary databus, the secondary databus being connected through second access transistors to the databus sense amplifiers, and apparatus for enabling the second access transistors, whereby each the primary databus pair may be shared by plural sense amplifiers in a corresponding row of the array and the secondary databus may be shared by plural primary databus pairs.
公开/授权文献
- US06661723B2 Wide databus architecture 公开/授权日:2003-12-09
信息查询