An array substrate for an in-plane switching (IPS) mode liquid crystal display (LCD) device includes a gate line formed along a first direction on a substrate, a storage line formed along the first direction on the substrate and spaced apart from the gate line, a data line formed along a second direction on the substrate, the data line defining a pixel region by crossing the gate line, a thin film transistor at a crossing of the gate line and the data line, the thin film transistor having a gate electrode, a semiconductor layer, a source electrode, and a drain electrode, a pixel electrode connected to the drain electrode, a common electrode having a plurality of vertical portions connected to the storage line, the common electrode having outermost vertical portions adjacent and parallel to the data line and spaced apart from the pixel electrode, and a semiconductor line beneath the data line and extending from the semiconductor layer to both sides of the data line to cover portions of the common electrodes adjacent to the data line.