A method for planarizing the surface of a semiconductor wafer or device during manufacture. Dependencies of polish rate and substrate thickness on process parameters of downforce and polish speed, and on the characteristic product high feature area on the wafer, are explicitly defined and used to control Chemical-Mechanical Polish in Run-to-Run and real-time semiconductor production control applications.