Invention Application
- Patent Title: SEMICONDUCTOR CHIP CAPABLE OF IMPLEMENTING WIRE BONDING OVER ACTIVE CIRCUITS
- Patent Title (中): 在有源电路上实现线路连接的半导体芯片
-
Application No.: US10907959Application Date: 2005-04-22
-
Publication No.: US20050202221A1Publication Date: 2005-09-15
- Inventor: Kun-Chih Wang , Bing-Chang Wu
- Applicant: Kun-Chih Wang , Bing-Chang Wu
- Main IPC: H01L23/485
- IPC: H01L23/485 ; B32B3/00

Abstract:
A reinforced bonding pad structure includes a bondable metal layer defined on a stress-buffering dielectric layer, and an intermediate metal layer damascened in a first inter-metal dielectric (IMD) layer disposed under the stress-buffering dielectric layer. The intermediate metal layer is situated directly under the bondable metal layer and is electrically connected to the bondable metal layer with a plurality of via plugs integrated with the bondable metal layer. A metal frame is damascened in a second IMD layer under the first IMD layer. The metal frame is situated directly under the intermediate metal layer for counteracting mechanical stress exerted on the bondable metal layer during bonding, when the thickness of said stress-buffering dielectric layer is greater than 2000 angstroms, the damascened metal frame may be omitted. An active circuit portion including active circuit components of the integrated circuit is situated directly under the metal frame.
Public/Granted literature
- US07208837B2 Semiconductor chip capable of implementing wire bonding over active circuits Public/Granted day:2007-04-24
Information query
IPC分类: