Static random access memory (SRAM) performance is enhanced through the use of appropriate latch strength control. For example, latch strength in an SRAM cell is increased during data store operations to reduce power dissipation and improve reliability. Latch strength can also be increased to improve read speed, while latch strength can be reduced to improve write speed. In an SRAM cell including at least a negative differential resistance (NDR) device as a pull-up element, this type of latch control can be achieved through appropriate biasing of the NDR device(s). For example, drain-to-source bias can be increased or decreased to increase or decrease, respectively, latch strength. Similarly, gate-to-source bias can be increased or decreased to increase or decrease, respectively, latch strength.