发明申请
US20060120175A1 MEMORY ARRAY WITH FAST BIT LINE PRECHARGE 有权
存储器阵列与快速位线预置

MEMORY ARRAY WITH FAST BIT LINE PRECHARGE
摘要:
An integrated circuit memory array with an extra column of memory cells and a reference bit line is provided, in which the reference bit line acts as a reference for a shared precharging and clamping control on the bit lines in the array. Precharge transistors are coupled to respective bit lines in the array, and adapted to precharge voltage on the respective bit lines to near a target level. A detector has an input coupled to the reference bit line and an output coupled to the precharge transistors on the plurality of bit lines. The detector generates a precharge signal which turns off the precharge transistors when the reference bit line has a voltage near the target level, and turns on the precharge transistors when the reference bit line has a voltage below the target level.
公开/授权文献
信息查询
0/0