发明申请
US20060136878A1 Method and apparatus for enabling compiler and run-time optimizations for data flow applications in multi-core architectures 审中-公开
用于实现多核架构中的数据流应用的编译器和运行时优化的方法和装置

  • 专利标题: Method and apparatus for enabling compiler and run-time optimizations for data flow applications in multi-core architectures
  • 专利标题(中): 用于实现多核架构中的数据流应用的编译器和运行时优化的方法和装置
  • 申请号: US11015970
    申请日: 2004-12-17
  • 公开(公告)号: US20060136878A1
    公开(公告)日: 2006-06-22
  • 发明人: Arun RaghunathVinod BalakrishnanStephen Goglin
  • 申请人: Arun RaghunathVinod BalakrishnanStephen Goglin
  • 主分类号: G06F9/44
  • IPC分类号: G06F9/44
Method and apparatus for enabling compiler and run-time optimizations for data flow applications in multi-core architectures
摘要:
A method for managing code includes profiling the code to determine statistics corresponding to a first and second actor in the code, wherein the first actor transmits data to the second actor on a passive channel. The code is mapped to one or more processors during compilation in response to the statistics. Other embodiments are described and claimed.
信息查询
0/0