Invention Application
US20060217085A1 Embedded IC test circuits and methods 失效
嵌入式IC测试电路及方法

Embedded IC test circuits and methods
Abstract:
A self-testing transceiver having an on-chip power detection capability is provided. The self-testing transceiver can include a semiconductor substrate and a transmitter having a high-power amplifier disposed on the substrate. The self-testing transceiver also can include a receiver disposed on the substrate for selectively coupling to an antenna. The self-testing transceiver can further include at least one power detector disposed on the semiconductor substrate for determining a power such as an RMS and/or peak-power of a signal at an internal node of the self-testing transceiver. Additionally, the self-testing transceiver can include a loopback circuit disposed on the substrate.
Public/Granted literature
Information query
Patent Agency Ranking
0/0