发明申请
US20070087504A1 Integration process flow for flash devices with low gap fill aspect ratio
有权
具有低间隙填充宽高比的闪存器件的集成工艺流程
- 专利标题: Integration process flow for flash devices with low gap fill aspect ratio
- 专利标题(中): 具有低间隙填充宽高比的闪存器件的集成工艺流程
-
申请号: US11254142申请日: 2005-10-18
-
公开(公告)号: US20070087504A1公开(公告)日: 2007-04-19
- 发明人: Tuan Pham , Masaaki Higashitani
- 申请人: Tuan Pham , Masaaki Higashitani
- 主分类号: H01L21/336
- IPC分类号: H01L21/336 ; H01L21/76
摘要:
A non-volatile memory is formed having shallow trench isolation structures between floating gates and having control gates extending between floating gates where shallow trench isolation dielectric is etched. Control of etch depth is achieved using ion implantation to create a layer of dielectric with a high etch rate compared with the underlying dielectric. A conductive layer overlies the substrate during implantation. A substrate having small polysilicon features in a memory array and large polysilicon features in a peripheral area is accurately planarized using protrusions in the peripheral area and a soft chemical mechanical polishing step that stops when protrusions are removed.
公开/授权文献
信息查询
IPC分类: