Phase error signals are detected at the symbol evaluation point of signals under test that have been receiver filter-processed, and reference signals obtained by remodulation and respreading of bit data restored from the filter-processed signals under test, or signals obtained by differentiating said phase error signals are calculated, and either of these are displayed as a graph over the period of time when they have a length exceeding one slot.