Invention Application
US20080012133A1 Reducing resistivity in interconnect structures by forming an inter-layer 有权
通过形成一个层间来降低互连结构中的电阻率

Reducing resistivity in interconnect structures by forming an inter-layer
Abstract:
An integrated circuit structure having improved resistivity and a method for forming the same are provided. The integrated circuit structure includes a dielectric layer, an opening in the dielectric layer, and a damascene structure in the opening. The damascene structure includes a metallic barrier layer in the opening and in physical contact with the dielectric layer, a conductive material filling the remaining part of the opening, and an interlayer between and adjoining the metallic barrier layer and the conductive material. The interlayer is preferably a metal compound layer.
Information query
Patent Agency Ranking
0/0