发明申请
- 专利标题: Method for fabricating chip-stacked semiconductor package
- 专利标题(中): 芯片堆叠半导体封装的制造方法
-
申请号: US11904744申请日: 2007-09-27
-
公开(公告)号: US20080032450A1公开(公告)日: 2008-02-07
- 发明人: Chien-Ping Huang
- 申请人: Chien-Ping Huang
- 优先权: TW094103165 20050202
- 主分类号: H01L21/00
- IPC分类号: H01L21/00
摘要:
A chip-stacked semiconductor package and a method for fabricating the same are proposed. A chip carrier module plate including a plurality of chip carriers, and a heat sink module plate including a plurality of heat sinks are provided, wherein a plurality of through holes are formed around each of the heat sinks. First chips, the heat sink module plate, and second chips are successively stacked on the chip carrier module plate, wherein the second chips are electrically connected to the chip carrier module plate by conductive wires penetrating the through holes of the heat sink module plate. After a molding process is completed, a singulation process can be performed to separate the chip carriers and the heat sinks, and thus individual semiconductor packages for integrating the heat sinks with the stacked chips are fabricated.
公开/授权文献
- US07521285B2 Method for fabricating chip-stacked semiconductor package 公开/授权日:2009-04-21
信息查询
IPC分类: