- 专利标题: System and method for CPI load balancing in SMT processors
-
申请号: US11955503申请日: 2007-12-13
-
公开(公告)号: US20080098397A1公开(公告)日: 2008-04-24
- 发明人: Jos Accapadi , Andrew Dunshea , Dirk Michel , Mysore Srinivas
- 申请人: Jos Accapadi , Andrew Dunshea , Dirk Michel , Mysore Srinivas
- 主分类号: G06F9/46
- IPC分类号: G06F9/46
摘要:
A system and method for scheduling threads in a Simultaneous Multithreading (SMT) processor environment utilizing multiple SMT processors is provided. Poor performing threads that are being run on each of the SMT processors are identified. After being identified, the poor performing threads are moved to a different SMT processor. Data is captured regarding the performance of threads. In one embodiment, this data includes each threads' CPI value. When a thread is moved, data regarding the thread and its performance at the time it was moved is recorded along with a timestamp. The data regarding previous moves is used to determine whether a thread's performance is improved following the move.
公开/授权文献
- US07676808B2 System and method for CPI load balancing in SMT processors 公开/授权日:2010-03-09
信息查询