发明申请
US20080101125A1 Biasing circuit for EEPROM memories with shared latches 有权
具有共享锁存器的EEPROM存储器的偏置电路

Biasing circuit for EEPROM memories with shared latches
摘要:
An EEPROM memory having a matrix of individually selectable memory cells, the matrix having a plurality of columns, a plurality of data lines each coupled with the cells of a corresponding column, the data lines being grouped in a plurality of packets, a plurality of biasing elements for providing a biasing signal to the data lines, and means for selecting the biasing elements for a selected one of the packets, wherein each biasing element is associated with corresponding data lines of a plurality of packets, the biasing element comprising switching means for selectively applying the biasing signal to a selected one of the associated data lines.
公开/授权文献
信息查询
0/0