发明申请
- 专利标题： Amplifier circuit with input terminals thereof connected to sampling capacitors
- 专利标题（中）： 放大器电路，其输入端连接到采样电容器
-
申请号： US12073610申请日： 2008-03-07
-
公开(公告)号： US20080218266A1公开(公告)日： 2008-09-11
- 发明人: Shigeto Kobayashi , Atsushi Wada
- 申请人： Shigeto Kobayashi , Atsushi Wada
- 专利权人： SANYO ELECTRIC CO., LTD.
- 当前专利权人： SANYO ELECTRIC CO., LTD.
- 优先权： JP2007-058296 20070308
- 主分类号： H03F3/45
- IPC分类号： H03F3/45
摘要：
Sampling capacitors are connected respectively to a pair of differential input terminals of an operational amplifier. The sampling capacitors sample input signals. Source terminals and drain terminals of dummy switches are connected respectively to paths connecting the operational amplifier and the sampling capacitors, so that a common-mode voltage of differential input voltages to the operational amplifier is adjusted by gate-channel capacitances.
公开/授权文献
信息查询
