A memory includes a plurality of word lines, a plurality of bit lines so arranged as to intersect with the plurality of word lines, a plurality of memory cells arranged on positions where the word lines and the bit lines intersect with each other respectively and selection circuits connected to the bit lines, wherein the current driving ability of the selection circuits is different depending on positions where the bit lines are arranged.