发明申请
US20090228644A1 Latched Address Multi-Chunk Write to EEPROM 有权
锁存地址多块写入EEPROM

Latched Address Multi-Chunk Write to EEPROM
摘要:
An EEPROM system includes flash EEPROM cells organized into subarrays. Pairs of subarrays share row address decoders by sharing word lines, and individual subarrays have dedicated column address decoders and data registers. Each row decoder has an associated row address latch, and each column decoder has an associated column address latch. Multiple data chunks are concurrently written into the subarrays by first latching chunk addresses into the row and column address latches, and corresponding chunks of data into the data registers, then activating a programming signal to initiate concurrent programming and verifying the programming of the data chunks.
公开/授权文献
信息查询
0/0