发明申请
- 专利标题: SYSTEMS AND METHODS FOR CHARACTERIZING LOOP TERMINATION VIA SINGLE-ENDED LINE TESTING
- 专利标题(中): 通过单端测试来表征环路终止的系统和方法
-
申请号: US12325541申请日: 2008-12-01
-
公开(公告)号: US20100086105A1公开(公告)日: 2010-04-08
- 发明人: Vaibhav Dinesh , Kunal Raheja , Amitkumar Mahadevan , Patrick Duvaut
- 申请人: Vaibhav Dinesh , Kunal Raheja , Amitkumar Mahadevan , Patrick Duvaut
- 申请人地址: US NJ Red Bank
- 专利权人: CONEXANT SYSTEMS, INC.
- 当前专利权人: CONEXANT SYSTEMS, INC.
- 当前专利权人地址: US NJ Red Bank
- 主分类号: H04M1/24
- IPC分类号: H04M1/24
摘要:
Disclosed are various embodiments for determining a state of loop termination. One embodiment comprises receiving an un-calibrated echo signal for the loop under test using frequency domain reflectometry single-ended line testing (FDR-SELT) and determining the state of loop termination based on phase of the un-calibrated echo signal. The step of determining the state of loop termination comprises determining whether the loop is terminated by an open termination or a short termination by correlating the phase of the echo signal with an expected phase of the echo signal derived from measurements taken at the same loop length for open and short terminations. For other embodiments, the amplitude of the un-calibrated echo signal is analyzed to determine whether the loop is terminated by a matched-impedance termination.
公开/授权文献
信息查询