Invention Application
- Patent Title: Wafer level package and method of manufacturing the same and method of reusing chip
- Patent Title (中): 晶圆级封装及其制造方法及芯片再利用方法
-
Application No.: US12318752Application Date: 2009-01-07
-
Publication No.: US20100133680A1Publication Date: 2010-06-03
- Inventor: Joon Seok KANG , Sung YI , Young Do KWEON
- Applicant: Joon Seok KANG , Sung YI , Young Do KWEON
- Applicant Address: KR Suwon
- Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
- Current Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
- Current Assignee Address: KR Suwon
- Priority: KR10-2008-0121660 20081203
- Main IPC: H01L23/498
- IPC: H01L23/498 ; H01L21/78

Abstract:
The present invention relates to a wafer level package and a method of manufacturing the same and a method of reusing a chip and provides a wafer level package including a chip; a removable resin layer formed to surround side surfaces and a lower surface of the chip; a molding material formed on the lower surface of the removable resin layer; a dielectric layer formed over the removable resin layer including the chip and having via holes to expose portions of the chip; redistribution lines formed on the dielectric layer including insides of the via holes to be connected to the chip; and a solder resist layer formed on the dielectric layer to expose portions of the redistribution lines. Also, the present invention provides a method of manufacturing a wafer level package and a method of reusing a chip.
Public/Granted literature
- US08110914B2 Wafer level package with removable chip protecting layer Public/Granted day:2012-02-07
Information query
IPC分类: